

AD-A038 195

CARNEGIE-MELLON UNIV PITTSBURGH PA DEPT OF COMPUTER --ETC F/6 9/2
CMU-11 ENGINEERING DOCUMENTATION.(U)
JAN 77 S H FULLER, T M MCWILLIAMS

UNCLASSIFIED

AFOSR-TR-77-0320

F44620-73-C-0074

NL

| OF |
AD
A038195



END
DATE
FILMED
5-77

AFOSR - TR - 77 - 0320

AD A 038195


CMU-11 ENGINEERING DOCUMENTATION

S. H. Fuller, T. M. McWilliams, and W. H. Sherwood
Department of Computer Science
Carnegie-Mellon University
Pittsburgh, PA 15213

January 1977

Approved for public release;
distribution unlimited.

COPY AVAILABLE TO DDC DOES NOT
PERMIT FULLY LEGIBLE PRODUCTION



This work was supported by the Defense Advanced Research Projects Agency under contract F44620-73-C-0074 and is monitored by the Air Force Office of Scientific Research.

AD No. —
DDC FILE COPY,

0

SECRET - W - 1203A

201830122

AIR FORCE OFFICE OF SCIENTIFIC RESEARCH (AFSC)
NOTICE OF TRANSMITTAL TO DDC
This technical report has been reviewed and is
approved for public release IAW AFR 190-12 (7b).
Distribution is unlimited.
A. D. BLOSE
Technical Information Officer

ABSTRACT

The CMU-11 is a microprogrammable processor built with the Intel 3000 microcomputer set that emulates the PDP-11 architecture. In addition, it has been designed to provide full Unibus support. The enclosed documentation gives the details of the CMU-11 design. This documentation has been generated in conjunction with the Stanford Drawing System, the SAGE simulator, and the Intel 3000 microassembler. Those hoping to do any further development of the CMU-11 design are encouraged to also use these design aids and all of the CMU-11 design information shown here (and other information such as ROM contents and wirelists) are available on magnetic tape. See the following report for an introductory discussion and evaluation of the CMU-11:


McWilliams, T. M., S. H. Fuller, and W. H. Sherwood, "Using LSI Processor Bit-Slice to Build a PDP-11: A Case Study in Microcomputer Design," Technical Report, Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA, January 1976.


ADDITION for	
NTIS	White Section <input checked="" type="checkbox"/>
DOC	Buff Section <input type="checkbox"/>
UNANNOUNCED	
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist	AVAIL. CODE OR SPECIAL
A	23

072



CONTENTS

1. CMU-11 Register-Transfer Level Block Diagram	1
2. Package Placement	2
3. Logic Drawings	3
4. Microprogram	36





BEST AVAILABLE COPY



DIP LOCATIONS

【参考文献】

FDP-11 USING THE INTEL 3000 MICROPROCESSOR

COPIES BY

SHERWOOD

CHECKED BY:

ISSUING NUMBER:



22

26

DATE:

26-JUN-75 06:53

BEST AVAILABLE COPY



COMPUTER SCIENCE ENGINEERING LAB

TITLE: MICROPROGRAM CONTROL UNIT AND CARRY LOOK-AHEAD

PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR

DESIGNED BY: SHERWOOD

CHECKING FILE: MCL N210TM05

CHECKED BY:

CHECKING NUMBER:


PAGE


OF


DATE:

19-JUN-75 08:28

PITTSBURGH, PENNSYLVANIA 15213





	COMPUTER SCIENCE ENGINEERING LAB		
	TITLE: CPE FUNCTION CONTROL LINES		
	PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DESIGN BY: SHERWOOD	CHECKED BY:	PRICE OF
	QUANTITY, FILE: EL INES (P10TMS)	QUANTITY REQUIRED:	DATE: 02-JAN-76 01:25




COMPUTER SCIENCE ENGINEERING LAB			
TITLE:		PIPELINE REGISTER (PART 1)	
PROJECT:		PDP-11 USING THE INTEL 3000 MICROPROCESSOR	
DESIGN BY:	SHERWOOD	CHECKED BY:	
DATE:	19-JUN-75 08:27	DATE:	
PIPRG1(N210TM05)			


BEST AVAILABLE COPY




COMPUTER SCIENCE ENGINEERING LAB			
PIPELINE REGISTER (PART 2)			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY:	SHERWOOD	CHECKED BY:	
DATE:	19-JUN-75	TIME:	08:24
PIPRG2[N210TM05]		PITTSBURGH UNIVERSITY	



BEST AVAILABLE COPY





COMPUTER SCIENCE ENGINEERING LAB			
TITLE: 11 INSTRUCTION REGISTER			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY: SHERWOOD	CHECKED BY:	DATE:	OF
DATE: 18-MAY-75 18:35	DRAWING NUMBER:	PITTSBURGH, PENNSYLVANIA 15213	
CARNegie-MELLON UNIVERSITY			



BEST AVAILABLE COPY



COMPUTER SCIENCE ENGINEERING LAB			
TITLE: SPECIAL MICRO INSTRUCTIONS			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY:	SHERWOOD	CHECKED BY:	
DRAWING FILE:	SPLINS[N210TM05]	ISSUING NUMBER:	
UNIVERSITY OF PITTSBURGH		DATE:	30-DEC-75 21:02
		PITTSBURGH, PENNSYLVANIA 15261	

BEST AVAILABLE COPY




COMPUTER SCIENCE ENGINEERING LAB			
TITLE:		BUS OWNERSHIP	
PROJECT:		PDP-11 USING THE INTEL 3000 MICROPROCESSOR	
DESIGN BY:	SHERWOOD	CHECKED BY:	
DESIGN FILE:	BUSOW1[N210TM05]	DRAWING NUMBER:	
DATE:		30-DEC-75 21:07	


BEST AVAILABLE COPY




COMPUTER SCIENCE ENGINEERING LAB


TITLE: SYNCHRONIZER REGISTER		
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
DESIGN BY: SHERWOOD	CHECKED BY:	PAGE 1 OF 1
DATE: 30-DEC-75	REVISION NUMBER:	DATE: 22:22






	COMPUTER SCIENCE ENGINEERING LAB		
	TITLE: BUS GRANT		
	PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DRAFT BY: SHERWOOD DRAFTING FILE: BUSOW3[N210TM05] CARNEGIE-MELLON UNIVERSITY	CHECKED BY: DRAFTING NUMBER:	PAGE: OF DATE: 16-MAY-75 06:32 PITTSBURGH, PENNSYLVANIA 15213



COMPUTER SCIENCE ENGINEERING LAB			
PROJECT: PROCESSOR MASTER CONTROL			
PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGNED BY:	SHERWOOD	CHECKED BY:	
DATE:	01-JAN-76	TIME:	14:17



	COMPUTER SCIENCE ENGINEERING LAB		
	TITLE: DATI AND DATO LOGIC (PART 1)		
	PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DESIGNED BY: SHERWOOD	CHECKED BY:	PAGE _____ OF _____
	DRAWING FILE: DATO1 N210TM05	DRAWING NUMBER:	DATE: 30-DEC-75 21:48



COMPUTER SCIENCE ENGINEERING LAB

TITLE: PROCESSOR CLOCK AND INITIALIZATION

PROJECT:

DESIGNED BY:

SHERWOOD

CHECKED BY:

DATE:



CLOCK[N210T105]


DESIGN NUMBER:

PAGE



OF



23-JUN-75 17:30



	COMPUTER SCIENCE ENGINEERING LAB		
	TITLE: MICROBRANCH ADDRESS LINES		
	PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DESIGNED BY: SHERWOOD	CHECKED BY:	DATE: 23-JUN-75 17:39
	APPROVED BY: NEWLIN[N210TM05]	CAPABILITY REPORT:	DATE: 23-JUN-75 17:39


PITTSBURGH, PENNSYLVANIA 15213









COMPUTER SCIENCE ENGINEERING LAB



TITLE: HALT, CONSOLE, AND TRACE TRAPS
 PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR
 (DESIGN BY): SHERWOOD
 (CHECKED BY):
 (DATE): 23-JUN-75 17:34
 (DRAWING FILE): MICIN1 N210TM05
 (DRAWING NUMBER):




COMPUTER SCIENCE ENGINEERING LAB			
PROGRAM STATUS REGISTER			
TITLE: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
PROJECT: SHERWOOD		CHECKED BY: DATE: 30-DEC-75 21:55	
DESIGNED BY: PSU/11/210TM051		DRAWING NUMBER: 30-DEC-75 21:55	



COMPUTER SCIENCE ENGINEERING LAB		
TITLE: PS ADDRESS AND CARRY IN CONTROL		
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
DESIGN BY: SHERWOOD	CHECKED BY:	PAGE 1 OF 1
DATE: 04-JAN-76 01:07	DATE:	
UNIVERSITY OF PITTSBURGH		





COMPUTER SCIENCE ENGINEERING LAB

TITLE: OVERFLOW LOGIC

PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR

MADE BY: SHERWOOD

OULOGI[N210TM05]

OSCE/ODHHR
OSCE/ODHHR UNIVERSITY

CHECKED BY:


UPHOLDING ALPHEUS:

PAGE

DAVE

04-JAN-76 04:57

PITTSBURGH, PENNSYLVANIA 15213



COMPUTER SCIENCE ENGINEERING LAB

MICRO BRANCH PROMS

PROJECT:

(P2011 BT)

KEYWORDS:

NEW

CHECKED BY:



1. (P) (S) (D) (N) (T) (E) (R):

22

9

26-JUN-75 23:02

21100000 PENNSYLVANIA 1921



COMPUTER SCIENCE ENGINEERING LAB
MICRO CODE BRANCH LOGIC


TITLE: MICRO CODE BRANCH LOGIC


PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR


CRASH SITE: SHERWOOD
CRASHED FILE: NEWBR2[N210TM05]


CHECKED BY:	
CRIMINAL INVESTIGATOR	

FILE	OF
DATE	
19-JUN-75 07:41	
PITTSBURGH PENNSYLVANIA 15213	








 COMPUTER SCIENCE ENGINEERING LAB			
CENTRAL PROCESSING ELEMENT ARRAY			
TITLE:		PROJECT:	
DESIGNED BY:		CHECKED BY:	
SHERWOOD		DATE:	
19-MAY 1964		5 21:36	
DRAWING NUMBER:		PITTsburgh, PENNSYLVANIA	
CPES (N210TM05)		UNIVERSITY OF PITTSBURGH	






COMPUTER SCIENCE ENGINEERING LAB			
TITLE:		UNIBUS ADDRESS	
PROJECT:		FDP-11 USING THE INTEL 3000 MICROPROCESSOR	
DESIGN BY:	SHERWOOD	CHECKED BY:	
DATE:	02-JUN-75 17:46	DATE:	




COMPUTER SCIENCE ENGINEERING LAB			
UNIBUS CONTROL LINE INTERFACE			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGNED BY:	SHERWOOD	CHECKED BY:	
DATE:	02-JUN-75	DATE:	18:02
UNINT[N210TM05]			
PITTSBURGH, PENNSYLVANIA			



COMPUTER SCIENCE ENGINEERING LAB			
TITLE: UNIBUS DATA LINES INTERFACE			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY:	SHERWOOD	CHECKED BY:	
DRAWING FILE:	UNIDAT(N210TM05)	DRAWING NUMBER:	
PAGE:	OF	DATE:	11-JUN-75 01:59




COMPUTER SCIENCE ENGINEERING LAB			
TITLE: UNIBUS DATA INTERFACE			
PROJECT: FDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGNED BY: SHERWOOD	CHECKED BY:	PAGE: 10	OF: 10
DATE: 02-JUN-75 18:06	DESIGNER NUMBER:	DATE: 02-JUN-75 18:06	
PITTSBURGH, PENNSYLVANIA 15213			





- JF1-20
 - JF1-22
 - JF1-24
 - JF1-25
 - JF1-26
 - JF1-28
 - JF1-29
 - JF1-30
 - JF1-32
- Q0 F03E

	COMPUTER SCIENCE ENGINEERING LAB		
	TITLE: INVERTERS FOR UNIBUS INTERFACE		
	PROJECT: FOP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DESIGN BY: SHERWOOD	CHECKED BY:	PAGE OF
	DRAWING FILE: UNIN (N210TM05)	DRAWING NUMBER:	DATE: 12-JUN-75 03:13



	COMPUTER SCIENCE ENGINEERING LAB		
	PROM CONTROL STORE		
	PDP-11 USING THE INTEL 3000 MICROPROCESSOR		
	DESIGNED BY:	CHECKED BY:	DATE:
	APPROVED BY:	APPROVED BY:	DATE:

TITLE: **CTLST01N210TM05**
 PROJECT: **SHERWOOD**
 DATE: **30-MAY-75 08:02**
 CARNegie-MELLON UNIVERSITY



COMPUTER SCIENCE ENGINEERING LAB

WRITEABLE CONTROL STORE - BUS INTERFACE

PDP-11 USING THE INTEL 3000 MICROPROCESSOR

OF 44 BY: SHERWOOD

DATE: _____

DESIGN: FILE:
STORE3[N210WS03]




ISSUING NUMBER

PAGE
DATE:

25



DATE: 15-MAR-75 04:41

13-MAR-73 04.41
PITTSBURGH PRIVATE-1





COMPUTER SCIENCE ENGINEERING LAB

TITLE:		PAGE	
PROJECT:		OF	
DESIGN BY:	SHERWOOD	CHECKED BY:	
DATE:	11-MAR-75 03:52	LABORING NUMBER:	
STORE 4[N210WS03]		PITTSBURGH, PENNSYLVANIA 15213	
CARNEGIE-MELLON UNIVERSITY			



COMPUTER SCIENCE ENGINEERING LAB			
TITLE: WRITABLE CONTROL STORE			
PROJECT: PDP-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY: SHERWOOD		CHECKED BY:	
DRAWING FILE: STORE1[N210WS03]		DRAWING NUMBER:	
CARROLL-HELLON UNIVERSITY		PAGE 1 OF 1	
		DATE: 10-MAR-75 22:24	
		PITTSBURGH, PENNSYLVANIA 15261	



COMPUTER SCIENCE ENGINEERING LAB			
TITLE: WRITEABLE CONTROL STORE			
PROJECT: PDF-11 USING THE INTEL 3000 MICROPROCESSOR			
DESIGN BY:	SHERWOOD	CREATED BY:	
DATE:	10-MAR-75	DATE:	22:29
DRAWING FILE: STORE2(N210WS03)		DRAWING NUMBER:	
CARNegie-MELLON UNIVERSITY		PITTSBURGH, PENNSYLVANIA 15213	

ASSEMBLY OF MICRO.DAT ON 6-Jan-76 AT 18:48

ADDRESS JMED OPCODE CYC PLA KURGMULTF
0000000 0011111 1111 122 2 22 22222333
1234567 8901234 5678 901 2 34 56789012

```

;-----
; MICRO CODE TO MAKE A PDP-11/40 OUT OF THE INTEL 3800 ;
; MICRO PROCESSOR CHIPS. ;
;-----
;
;
; PROGRAMMING CONVENTIONS USED IN CODE:
;
; 1. ZERO IS KEPT IN R9 SO THAT TRAP ADDRESSES CAN EASILY BE
;    PUT IN IT TO CALL THE TRAP SEQUENCE. THE TRAP SEQUENCE
;    PUTS ZERO BACK IN R9 WHEN IT IS DONE.
;
; 2. THE Z BIT IS USED TO DETECT DOUBLE BUS ERRORS AND
;    TO INDICATE THAT THE PROCESSOR IS IN CONSOLE MODE.
;    IF IT IS SET AND A TRAP OCCURS, THE MICROPROCESSOR
;    WILL JUMP TO THE CONSOLE CODE.
;
FIELD PLA 3,0:PLA1=1,PLA2=2,PLA3=3,PLA4=4,PLA5=5,PLA6=6,PLA7=7,&
NINST=0,INTSR=2,DECR=3,INCR=4,BUSWT=5,BREST=6,STKOV=7,&
WIF1=4,WIF13=2
FIELD KUB 1,1:KA1=0,KL1=0 ;NOTE: ALL K LINES ARE INVERTED.
FIELD RG12 2,3:RG1=2,RG2=0,RGD=1,KM0=3,KM1=2,KM10=1,KM11=0,&
KTY=2,SET1=2,SETD1=1,&
SCLR1=1,STST1=1,SCM1=1,SINC1=1,SDEC1=2,SMEG1=0,&
SASR1=3,SASL1=3,SPOR1=3,SPOL1=3,SADC1=1,SSBC1=2,&
SMOV1=1,SBIT1=1,SBSC1=1,SKOR1=1,SSXT1=1,SCMP1=0,&
SSUB1=0,SADD1=0,SSWB1=3,&
PSVS=1,PSVN=2
;
; MICRO WORD FOR I/O INSTRUCTIONS IS (8 BITS):
; EXTENDED INSTRUCTION GET BUS (ASSERTED LOW), PAUSE, CHECK WORD, C(1:0), 11B
;
FIELD MULTF 8,1000011B:EINS=11000011B,EGPMD=10110011B,EGWD1=10010011B,&
EPWD1=11110011B,EWDI=11010011B,PAUSE=1100011B,EGPWT=10100011B,&
EGDI=10000011B,EPASE=11100011B,&
GPWD1=110011B,GPWDP=110111B,GPWDO=111011B,GPWDB=111111B,&
GPD1=100011B,GPDIP=100111B,GPDO=101011B,GPODB=101111B,&
GWD1=010011B,GWDIP=010111B,GWDO=011011B,GWDOB=011111B,&
GDI=000011B,GDIP=000111B,GDO=001011B,GDOB=001111B,&
PWD1=1110011B,PWDIP=111011B,PWDO=1111011B,PWDOB=111111B,&
PDI=1100011B,PDIP=110011B,PDO=1101011B,PDOB=110111B,&
WDI=1010011B,WDIP=101011B,WDO=1011011B,WDOB=101111B,&
DI=1000011B,DIP=100011B,DO=1001011B,DOB=100111B,&
EDI=11000011B,EDIP=1100011B,EDO=11001011B,EDOB=11001111B,&
K0=1111101B,KR1=01B,KR2=101B,K1=1111101B,&
K2=11110101B,K4=11101101B,K7=11100001B,&
K10=11011101B,K14=11001101B,K17=11000001B,K20=10111101B,&
K21=10111001B,K24=10101101B,&
K30=10011101B,K34=10001101B,K35=10001001B,&
K40=01111101B,K57=01000001B,&
K60=111101B,K66=00100101B,K70=11101B,K71=00011001B,&
K77=01B,KCR=11001001B,KLF=11010101B,KPB=101B,&
KQM=01B,KZERO=00111101B,KSLSH=01000001B,&
KTKS=111101B,KTKB=110101B,KTP5=101101B,KTPB=100101B,&
SET52=2,SETD2=2,&
SCLR2=0110110B,STST2=0110110B,SCM2=1010110B,&
SINC2=00000110B,SDEC2=00000110B,SMEG2=10000110B,&
SASR2=0100110B,SASL2=11000110B,SPOR2=01010110B,&
SPOL2=11010110B,SADC2=01010110B,SSBC2=10011110B,&
SMOV2=00101110B,SBIT2=00101110B,SBSC2=00101110B,&
SKOP2=00101110B,SSXT2=00101110B,SCMP2=10101110B,&
SSUB2=10110110B,SADD2=01101110B,SSWB2=10111110B,&
SETTT=00110010B,CLRTT=10110010B,SSWB3=00111010B,&
PSC5=01111110B,PSCN=00111110B,PSCIN=00010010B
;
;-----
; PUT RESULT OF LAST INSTRUCTION IN MEMORY ;
; AND FETCH NEXT INSTRUCTION. ;
;-----

```

4	WDSR:	SDR R0,1,KA1,PG2,JMP FETCH	:4 R(1)=AC	/00072/	000000100 0101011 0100000 1111 000 0 00 01000011
5	WDSRB:	SDR T,1,KM11,K77	:5 T=AC AND 377	/00074/	000000110 0011101 0101100 1111 000 1 00 00000001
470		ILR R0,PG2	:726 AC=R(12)	/00075/	111010110 0010010 0000000 0011 000 1 00 01000011
294		ILR T,KL1,K0	:446 AC=T+(AC AND 177400)	/00076/	100100110 0011000 0001100 0011 000 0 11 11111101
390		SDR R0,1,KA1,PG2,JMP FETCH	:006 R(12)=AC	/00077/	110000110 0101011 0100000 1111 000 0 00 01000011
0	WDSW:	NOP GPMD,JMP FETCH	:0 M(12)=AC	/00079/	000000000 0101011 0001101 0011 000 1 11 00111011
1	ODDAD:	LMI R9,K4,JMP GTRAP	:1 TRAP TO LOC 4	/00081/	000000001 0101010 0011001 0011 000 1 11 11101101


```

;000 ADDRESSING ERROR.
;
3 WDE0B: LDI AC,1,KAI ;3 000 BYTE, SWAP HALVES /00004/ 00000001 0100010 0101111 1111 000 0 11 01000011
2 WDE0B: NOP GPD0B.JMP FETCH ;2 MIMAR)=AC, BYTE /00005/ 00000010 0101011 0001101 0011 000 1 11 00101111
;
;
11 FETCH: LMI R7,EGDI ; MAR=R(7) /00008/ 00000101 0100111 0010111 0011 000 1 11 10000011
7 FFET: ADR R7,1,EINS ;7 R(7)=R(7)+1 /00009/ 00000011 0101010 0110111 1111 000 1 11 11000011
359 AMA T,EPWDI ;547 T=INSTRUCTION /00090/ 10110011 0111110 0001010 0011 000 1 11 11110011
366 ADR R7,1,PLA1 ;556 WAIT FOR INSTRUCTION DECODE/00091/ 10110110 0010101 0110111 1111 001 1 11 01000011
350 LMI R7,0 STZ,PLA7.JMP 350 ;536 DO INITIAL DECODE /00092/ 10101110 0010101 0010111 0001 111 1 11 01000011
;ON INSTRUCTION BY USING THE
;MICRO INTERRUPT FEATURE.
;MAR=R7,2=0
;
;-----
;LOAD SOURCE OPERAND INTO T. FORMAT IS SSSD
;INSTRUCTION CLASS 1
;-----
;REGISTER MODE=0: R(N)
;
80 SOP0: ILR R0,PG1,PLA2 ;120 AC=R(N) /00104/ 00101000 0111100 0000000 0011 010 1 10 01000011
92 NOP PLA4.JPX 64 ;132 /00105/ 00101110 1111000 0001101 0011 100 1 11 01000011
;
;REGISTER MODE=1: (R(N))+
;
81 SOP1: LMI R0,PG1,EGDI,INCR ;121 MAR=R(N), R(N)=R(N)+CONDIN/00109/ 00101000 0111011 0010000 0011 100 1 10 10000011
91 ILR R0,1,PG1,PLA2.JMP SRCHR ;R(N),AC=R(N)+1 /00110/ 00101101 0111101 0000000 1111 010 1 10 01000011
;
;REGISTER MODE=2: -(R(N))
;
82 SOP2: LMI R0,KAI,PG1 ;122 R(N)=R(N)-1 /00114/ 00101001 0011010 0010000 0011 000 0 10 01000011
418 LMI R0,KAI,PG1,EINS,DECR ;R(N)=R(N)-1+CONDECR /00115/ 11010001 0111101 0010000 0011 011 0 10 11000011
429 LMI R0,PG1,GDI.JMP SRCHM ;MAR=R(N) /00116/ 11010101 0010100 0010000 0011 000 1 10 00000011
;
;REGISTER MODE=3: X(R(N))
;
83 SOP3: LMI R7,1,GDI ;123 MAR=R(7), R(7)=R(7)+1, /00120/ 00101001 0111111 0010111 1111 000 1 11 00010011
95 ILR R7,1,GDI ;R(7)=R(7)+1 /00121/ 00101111 0010001 0000111 1111 000 1 11 01010011
287 ILR R0,PG1,GDI ;AC=R(N) /00122/ 10001111 0111110 0000000 0011 000 1 10 01010011
286 AMA AC,KAI,PWDI ;AC=AC+MIMAR /00123/ 10001110 0010100 0001011 0011 000 0 11 01110011
334 LMI AC,GDI ;MAR=AC /00124/ 10100110 0111101 0011101 0011 000 1 11 00000011
333 SRCHM: NOP PLA2,DI ;ALLOWS ADDR LINES TO SETTLE /00125/ 10100110 0000101 0001101 0011 010 1 11 01000011
93 SRCHR: LTH AC,KAI,PG1,PLA4.JPX 64 ;135 AC=M(MAR) /00126/ 00101110 1111000 1011011 0011 100 0 11 01100011
;
65 SIPB: SDR T,1,KAI,PLA7,SETS1,SETS2.JPX 64 /00128/ 00100001 1111000 0101100 1111 111 0 10 00000010
;101 GO CALCULATE SECOND OPERAND
;PUT SOURCE OPERAND INTO T AND
;SET SOURCE SIGN BIT.
;
;INDIRECT BIT SET
;
66 SDEF: LMI AC,GDI ;102 MAR=AC /00135/ 00100001 0010000 0011101 0011 000 1 11 00000011
258 NOP DI ;NEEDED TO DO ADDRESSING /00136/ 10000001 0111110 0001101 0011 000 1 11 01000011
270 LTH AC,KAI,PLA3,PG1 ;103 MAR=AC /00137/ 10000110 0000101 1011011 0011 011 0 11 01100011
94 NOP PLA4.JPX 64 ;T=M(MAR) /00138/ 00101110 1111000 0001101 0011 100 1 11 01000011
;
67 SOBYT: LDI AC,1,KAI,PLA4.JMP SIPB ;103 AC=AC SWAPPED /00140/ 00100001 0110001 0101111 1111 100 0 11 01000011
;
;-----
;LOAD DESTINATION'S ORIGINAL VALUE INTO AC IF USED
;IN INSTRUCTION.
;INSTRUCTION CLASS 2
;-----
;REGISTER MODE=0: R(N)
;
68 DUSE0: ILR R0,PG2,JPX DU1RB ;104 AC=R(NZ) /00150/ 00100010 1111011 0000000 0011 000 1 00 01000011
;
;REGISTER MODE=1: (R(N))+
;
69 DUSE1: LMI R0,1,PG2,GDIP ;105 MAR=R(N), R(N)=R(N)+1, /00154/ 00100010 0011001 0010000 1111 000 1 00 00000111
405 ILR R0,PG2,EDIP,INCR ;R(N),AC=R(N)+CONDINCR /00155/ 11001010 0110110 0000000 0011 100 1 00 11000111
406 NOP PLA7,DIP.JMP DESHR /00156/ 11001010 0000111 0001101 0011 111 1 11 01000111
;
;REGISTER MODE=2: -(R(N))
;
70 DUSE2: LMI R0,KAI,PG2 ;106 R(N)=R(N)-1 /00160/ 00100010 0011011 0010000 0011 000 0 00 01000011
438 LMI R0,KAI,PG2,EINS,DECR ;666 R(N)=R(N)-1+CONDECR /00161/ 11011010 0010100 0010000 0011 011 0 00 11000011
326 LMI R0,PG2,GDIP.JMP DESM1 ;526 MAR=R(N) /00162/ 10100010 0011010 0010000 0011 000 1 00 00000111
;
;REGISTER MODE=3: X(R(N))
;
71 DUSE3: LMI P7,1,GDI ;107 MAR=R(7), R(7)=R(7)+1 /00166/ 00100011 0010101 0010111 1111 000 1 11 00010011
343 ILR R7,1,GDI ;R(7)=R(7)+1 /00167/ 10101011 0110101 0000111 1111 000 1 11 01010011
341 ILR R0,PG2,GDI ;AC=R(NZ) /00168/ 10101010 0010110 0000000 0011 000 1 00 01010011
357 AMA AC,KAI,PWDI ;AC=AC+MIMAR /00169/ 10110010 0110110 0001011 0011 000 0 11 01110011

```

```

350      LMI AC,GOIP          ;546 MAR=AC          /00170/ 101100110 0011010 0011101 0011 000 1 11 00000111
422 DESM1: NOP PLA7,DIP      ;ALLOWS ADDR LINES TO SETTLE /00171/ 110100110 0000111 0001101 0011 111 1 11 01000111
118 DESMR: LTM AC,KAI,WIF13,PDIP,JPX DU1RB ;00172/ 001110110 1111011 1011011 0011 010 0 11 01100111
          ;166 AC=M(MAR)

;
112 DU1RB: NOP SETD1,SETD2,PLAS ;160 JUMP TO INSTRUCTIONS ADC. /00175/ 001110000 0101101 0001101 0011 101 1 01 00000010
13 DU1B1: NOP JPX ADC        ;15 /00176/ 000001101 1111001 0001101 0011 000 1 11 01000011
;
;INDIRECT BIT SET
;
113 DUDEF: NOP GDO           ;161 DIP MUST BE FOLLOWED BY A D/00180/ 001110001 0011000 0001101 0011 000 1 11 00001011
305      NOP                /00181/ 110000001 0111011 0001101 0011 000 1 11 01000011
395      NOP PGO            /00182/ 110001011 0000111 0001101 0011 000 1 11 01101011
123 DUDEF: LMI AC,GOIP,PLAS ;173 MAR=AC          /00183/ 001111011 0111100 0011101 0011 110 1 11 00000111
124      LTM AC,KAI,PDIP,JPX DU1RB ;00184/ 001111100 1111011 1011011 0011 000 0 11 01100111
;
114 DUOB: LDI AC,1,KAI,PLAS,JMP DU1B1 ;162 ODD BYTE /00186/ 001110010 0101101 0101111 1111 101 0 11 01000011
;
;-----
;CALCULATE DESTINATION'S ADDRESS AND PUT IT IN MAR AND AC;
;INSTRUCTION CLASS 3
;-----
;
;REGISTER MODE=0: R(N)
;
72 DA0: ILR R0,RG2,JPX DU1RB ;110 AC=R(N) /00195/ 001001000 1111011 0000000 0011 000 1 00 01000011
;
;REGISTER MODE=1: (R(N))+
;
73 DA1: ILR R0,RG2          ;111 AC=R(N) /00199/ 001001001 0011100 0000000 0011 000 1 00 01000011
457     ADR R0,REG2,EINS,INCR ;R(N)=R(N)+CONDIR /00200/ 111001001 0111111 0110000 0011 100 1 00 11000011
463     ADR R0,1,RG2,PLA7    ;R(N)=R(N)+1 /00201/ 111001111 0000111 0110000 1111 111 1 00 01000011
127 JDURB: LMI AC,JPX DU1RB ;177 MAR=AC /00202/ 001111111 1111011 0011101 0011 000 1 11 01000011
;
;REGISTER MODE=2: -(R(N))
;
74 DA2: LMI R0,KAI,RG2      ;112 R(N)=R(N)-1 /00206/ 001001010 0000011 0010000 0011 000 0 00 01000011
58      LMI R0,KAI,RG2,EINS,DECR ;R(N)=R(N)-1+CONDECR /00207/ 000111010 0111111 0010000 0011 011 0 00 11000011
63      ILR R0,RG2,PLA7,JMP JDURB ;AC=R(N) /00208/ 000111111 0000111 0000000 0011 111 1 00 01000011
;
;REGISTER MODE=3: X(R(N))
;
75 DA3: LMI R7,1,GDOI       ;113 MAR=R(7), R(7)=R(7)+1, /00212/ 001001011 0000010 0010111 1111 000 1 11 00010011
43      ADR R7,1,GDOI       ;R(7)=R(7)+1 /00213/ 000101011 0111100 0110111 1111 000 1 11 01010011
44      ILR R0,RG2,GDOI     ;AC=R(N2) /00214/ 000101100 0111111 0000000 0011 000 1 00 01010011
47      AMA AC,KAI,PLA7,PMOI,JMP JDURB ;AC=AC+M(MAR) /00215/ 000101111 0000111 0001011 0011 111 0 11 01110011
;
116 DA1RB: NOP SETD1,SETD2,PLAS ;164 /00217/ 001110100 0101001 0001101 0011 101 1 01 00000010
9        NOP JPX SXT        ;JUMP TO INSTRUCTIONS SXT, ... /00218/ 000001001 1111010 0001101 0011 000 1 11 01000011
;
;INDIRECT BIT SET
;
117 DADEF: AMA AC,GPMOI      ;165 /00222/ 001110101 0111110 0001011 0011 000 1 11 00110011
126 DADEF: LMI AC,JMP DA1RB ;MAR=AC /00223/ 001111110 0110100 0011101 0011 000 1 11 01000011
;
;-----
;LOAD SOURCE OPERAND INTO AC. FORMAT IS SS;
;INSTRUCTION CLASS 5
;-----
;
;REGISTER MODE=0: R(N)
;
76 LSOP0: ILR R0,RG2,JPX DU1RB ;114 AC=R(N) /00232/ 001001100 1111011 0000000 0011 000 1 00 01000011
;
;REGISTER MODE=1: (R(N))+
;
77 LSOP1: LMI R0,RG2,EGDI,INCR ;115 MAR=R(N), R(N)=R(N)+CONDIR /00236/ 001001101 0000111 0010000 0011 100 1 00 10000011
125      ILR R0,1,RG2,DI,PLA7,JMP LSOPR ;R(N),AC=R(N)+1 /00237/ 001111101 0110111 0000000 1111 111 1 00 01000011
;
;REGISTER MODE=2: -(R(N))
;
78 LSOP2: LMI R0,KAI,RG2     ;116 R(N)=R(N)-1 /00241/ 001001110 0010011 0010000 0011 000 0 00 01000011
318      LMI R0,KAI,RG2,EINS,DECR ;R(N)=R(N)-1+CONDECR /00242/ 100111110 0011101 0010000 0011 011 0 00 11000011
478      LMI R0,RG2,GDI,JMP LSOP1 ;MAR=R(N) /00243/ 111011110 0110111 0010000 0011 000 1 00 00000011
;
;REGISTER MODE=3: X(R(N))
;
79 LSOP3: LMI R7,1,GDOI      ;117 MAR=R(7), R(7)=R(7)+1, /00247/ 001001111 0010110 0010111 1111 000 1 11 00010011
367      ILR R7,1,GDOI      ;R(7)=R(7)+1 /00248/ 101101111 0111101 0000111 1111 000 1 11 01010011
365      ILR R0,RG2,GDOI     ;AC=R(N2) /00249/ 101101101 0011000 0000000 0011 000 1 00 01010011
397      AMA AC,PMOI,KAI     ;AC=AC+M(MAR) /00250/ 110001101 0110111 0001011 0011 000 0 11 01110011
391      LMI AC,GDI          ;MAR=AC /00251/ 110001111 0011101 0011101 0011 000 1 11 00000011
471 LSOP4: NOP PLA7         ;ADDR LINES SETTLE /00252/ 111010111 0000111 0001101 0011 111 1 11 01000011
119 LSOPR: LTM AC,KAI,WIF13,PDIP,JPX DU1RB ;167 AC=M(MAR) /00253/ 001110111 1111011 1011011 0011 010 0 11 01100011
;
120 LS1PB: NOP SETD1,SETD2,PLAS ;170 JUMP TO INSTRUCTIONS TST. /00255/ 001111000 0101100 0001101 0011 101 1 01 00000010
12 LS1B1: LMI R7,JPX TST     ;14 MAR=PC /00256/ 000001100 1111011 0010111 0011 000 1 11 01000011
;

```

INDIRECT BIT SET

121 LSDEF:	LMI AC,GDI	:171 MAR=AC	/00260/	001111001 0110011 0011101 0011 000 1 11 00000011
115	NOP DI,PLAG	:ADDR LINES SETTLE	/00261/	001110011 0000110 0001101 0011 110 1 11 01000011
99	LTM AC,KAI,POI,JPX,DUIPB		/00262/	001100011 1111011 1011011 0011 000 0 11 01100011
122 LSDB:	LOI AC,1,KAI,PLAS,JMP LSIB1	:172 ODD BYTE - SWAP AC	/00264/	001111010 0101100 0101111 1111 101 0 11 01000011

: TRAP DEFINITIONS START HERE
:-----

:PUSH PS ON STACK
:R9 CONTAINS TRAP ADDRESS
:R8 IS USED TO HOLD THE ADDRESS OF THE PSW
:IF Z BIT IS SET, JUMP TO CONSOLE CODE.
:
:JUMP HERE ON ODD ADDRESS AND SSYN TIME OUT
:
248 BETRP: LMI R9,K4 :370 TRAP TO LOC 4 /00278/ 011111000 0111101 0011001 0011 000 1 11 11101101
253 SDR R8,1 STZ,CLR,T,JZF GTRP1,DBERR /00279/ 011111101 1011111 0101000 1101 000 1 11 10110010
:R8=0, TEST AND SET Z BIT
:CLEAR TRACE TRAP F.F.

:JUMP HERE FOR ALL OTHER TRAPS
:
10 GTRAP: ANR R8,0 STZ,CLRTT :112 R8=0,Z=0,CLEAR TRACE TRAP F /00285/ 000001010 0001111 1001000 0001 000 1 11 10110010
250 GTRP1: LMI R8,KL1,KM11,KNZ :372 R8=MAR=177776 /00286/ 011111010 0000010 0011000 0011 000 0 00 00000101
42 AMA AC,GWDI :412 AC=M(177776) /00287/ 000101010 0111000 0001011 0011 000 1 11 00110011
40 LMI R6,KL1,KM11,KNZ :400 R6=R6-2 /00288/ 000101000 0011100 0010110 0011 000 0 00 00000101
456 LMI R6,EINS,STKOV :401 MAR=R6 /00289/ 111001000 0011110 0010110 0011 111 1 11 11000011
400 NOP :403 WAIT FOR RED ZONE STACK /00290/ 111101000 0011111 0001101 0011 000 1 11 01000011
:OVERFLOW MICRO INTERRUPT
504 NOP GWDI :404 WAIT FOR TRAP /00292/ 111111000 0111101 0001101 0011 000 1 11 00011011
509 NOP PWDI :406 MAR=PS /00293/ 111111101 0110101 0001101 0011 000 1 11 01111011
:
:PUSH PC ON STACK
:

501 LMI R6,KL1,KM11,KNZ :405 R6=R6-2 /00297/ 111110101 0110000 0010110 0011 000 0 00 00000101
456 LMI R6,EINS,STKOV :406 MAR=PS /00298/ 111110000 0010011 0010110 0011 111 1 11 11000011
304 NOP :407 WAIT FOR RED ZONE STACK /00299/ 100110000 0110110 0001101 0011 000 1 11 01000011
:OVERFLOW MICRO INTERRUPT.
310 TSUPC: ILR R7,GWDI :667 M(R6)=PC /00301/ 100110110 0010000 0000111 0011 000 1 11 00011011
262 NOP PWDI :662 WAIT FOR BUS /00302/ 100000110 0110100 0001101 0011 000 1 11 01111011
:
:PICK UP NEW PC
:POWER FAIL TRAP ENTERS HERE
:

260 PFTRP: LMI R9,1,GWDI :404 MAR=R9,PS=R9+1 /00307/ 100000100 0110111 0011001 1111 000 1 11 00010011
263 ADR R9,1,WDI :R9=R9+1 /00308/ 100000111 0111111 0111001 1111 000 1 11 01010011
271 AMA AC,PWDI :AC=M(MAR) /00309/ 100001111 0001101 0001011 0011 000 1 11 01110011
223 SDR R7,1,KAI :R7=AC /00310/ 011011111 0001001 0100111 1111 000 0 11 01000011
:
:PICK UP NEW PS
:
159 LMI R9,GWDI :MAR=R9 /00314/ 010011111 0111110 0011001 0011 000 1 11 00010011
158 AMA AC,PWDI :AC=NEW PS /00315/ 010011110 0010010 0001011 0011 000 1 11 01110011
302 LMI R8,GWDI :MAR=PSW /00316/ 100101110 0010111 0011000 0011 000 1 11 00011011
302 SDR R9,1,PWDI,JMP FETCH :PS=0, SET PSW /00317/ 101111110 0101011 0101001 1111 000 1 11 01111011
:
:DOUBLE BUS ERROR WHEN DOING A TRAP, OR BUS
:ERROR WHEN IN CONSOLE MODE.
:

251 DBERR: ANR R9 :/00322/ 011111011 0111110 1001001 0011 000 1 11 01000011
254 LMI R9,KTPS,KL1,KTY :373 MAR=PUNCH STATUS REG /00323/ 011111110 0001110 0011001 0011 000 0 10 00101101
:OUTPUT A "?" AND JUMP TO
:CONSOLE.
230 OUTOM: AMA AC,GWDI,JFL TSTOM,GMROY :PUNCH READY /00326/ 011101110 1001110 0001011 0011 000 1 11 00110011
234 TSTOM: TZR AC,KM10,K0,JMP OUTOM /00327/ 011101010 0111110 1011101 0011 000 1 01 11111101
235 GMROY: ANR AC /00328/ 011101011 0110111 1001101 0011 000 1 11 01000011
231 LMI AC,KOM :AC="?" /00329/ 011100111 0111100 0011101 0011 000 1 11 00000001
236 LMI R9,KTPB,KL1,KTY :MAR=PUNCH /00330/ 011101100 0111101 0011001 0011 000 0 10 00100101
237 ANR R9,GWDI,JMP CONSL :OUTPUT BUFFER /00331/ 011101101 0101110 1001001 0011 000 1 11 00111011
:
:
:
:-----
: INSTRUCTION DEFINITIONS START HERE
:-----
:
:
:SPECIAL CODE TO MAKE MOV, CMP, ADD, AND SUB RR MODE GO FAST
:
84 MOVRR: ILR R0,RG1 :AC=S /00342/ 001010100 0011000 0000000 0011 000 1 10 01000011
300 NOP SHOV1,SHOV2,JMP MDESR :MAR=PC,SET PSW /00343/ 110000100 0000000 0001101 0011 000 1 01 00101110
:
95 CHPRR: ILR R0,RG2,EGWDI :AC=D /00345/ 001010101 0011010 0000000 0011 000 1 00 10010011

CLEAR CC

CLEAR CC

482	SECL1:	CIA AC.GWDIP	:742 AC=NOT AC	/00434/	111100010 0111001 0011111 0011 000 1 11 00010111
489		ARM AC.KA1.PWDIP.JMP SE2	:442 AC=AC AND PS	/00435/	111101001 0110101 1001011 0011 000 0 11 01110111
		SET CC			
483	SECL2:	DRM AC.KA1.GPWDIP	:743 AC=AC OR PS	/00438/	111100011 0110101 1101011 0011 000 0 11 00110111
485	SE2:	SDR R9.1.JMP WDESH	:443 563 R9=0	/00439/	111100101 0100000 0101001 1111 000 1 11 01000011
100	ENT:	LMI R9.K30.JZR GTRAP	:TRAP TO LOC 30	/00441/	001100100 0101010 0011001 0011 000 1 11 10011101
101	TRAP:	LMI R9.K34.JZR GTRAP	:145 TRAP TO LOC 34	/00443/	001100101 0101010 0011001 0011 000 1 11 10001101
103	SOB:	ILR R0.RG1	:147 AC=R(N)	/00445/	001100111 0011001 0000000 0011 000 1 10 01000011
407		SDR R0.RG1.KA1	:627 R(N)=AC-1	/00446/	110010111 0011111 0100000 0011 000 0 10 01000011
503		TZR R0.RG1.KA1	:622 R(N) ZERO?	/00447/	111110111 0111110 1010000 0011 000 0 10 01000011
510		ILR T.JFL SOBPO.SOBPI	:462 AC=T...JUMP FOR ZERO	/00448/	111111110 1001010 0001100 0011 000 1 11 01000011
426	SOBPO:	LMI R7.EGWDI.JMP FFET	:503 NO.GO TO FETCH	/00449/	110101010 0100111 0010111 0011 000 1 11 10010011
427	SOBPI:	TZR AC.KM90.K77	:502 AC=AC AND 77	/00450/	110101011 0110000 1011101 0011 000 1 11 00000001
416		CIA AC.1.JMP BRNEG	:AC=-(AC)	/00451/	110100000 0011100 0011111 1111 000 1 11 01000011
20	ROR:	SRA AC.SR0R1.SR0R2.JPX 0	:DO A ROR	/00453/	000010100 1111000 0001111 0011 000 1 11 01010110
21	ROL:	ILR AC.KA1.SROL1.SROL2.JPX 0	:DO A ROL	/00455/	000010101 1111000 0001101 0011 000 0 11 11010110
22	ASR:	SRA AC.SASR1.SASR2.JPX 0	:26 DO A ASR	/00457/	000010110 1111000 0001111 0011 000 1 11 01001110
23	ASL:	ILR AC.KA1.SASL1.SASL2.JPX 0	:DO A ASL	/00459/	000010111 1111000 0001101 0011 000 0 11 11000110
89	RTS:	ILR R0.RG2	:AC=R(N)	/00461/	001011001 0010111 0000000 0011 000 1 00 01000011
377		SDR R7.1.KA1	:R7=AC	/00462/	101111001 0011000 0100111 1111 000 0 11 01000011
		POP TOP ELEMENT OFF OF STACK			
393		LMI R6.1.GWDI	:MAR=R6.R6=PS+1	/00464/	110001001 0011010 0010110 1111 000 1 11 00010011
425		ADR R6.1.WDI	:R6=PS+1	/00465/	110101001 0111000 0110110 1111 000 1 11 01010011
424		AMA AC.PWDI	:AC=M(MAR)	/00466/	110101000 0110111 0001011 0011 000 1 11 01110011
423		SDR R0.1.KA1.RG2.JZR FETCH	:R(N)=AC	/00467/	110100111 0101011 0100000 1111 000 0 00 01000011
19	SWAB:	LDI AC.1.KA1.SSWB1.SSWB2	:AC=AC EXCHANGED	/00469/	000010011 0101000 0101111 1111 000 0 11 10111110
0		NOP SSWB3.JPX 0	:TO FIX TIMING BUG	/00470/	000001000 1111000 0001101 0011 000 1 11 00111010
18	COM:	CIA AC.SCOM1.SCOM2.JPX 0	:D=NOT D	/00472/	000010010 1111000 0011111 0011 000 1 01 10101110
26	INC:	ILR AC.1.SINC1.SINC2.JPX 0	:D=D+1	/00474/	000010101 1111000 0001101 1111 000 1 01 00000110
27	DEC:	SDR AC.KA1.SDEC1.SDEC2.JPX 0	:D=D-1	/00476/	000011011 1111000 0101101 0011 000 0 10 00000110
28	NEG:	CIA AC.1.SNEG1.SNEG2.JPX 0	:D=(NOT D)+1	/00478/	000011100 1111000 0011111 1111 000 1 00 10000110
16	ADC:	ILR AC.SADC1.SADC2.JPX 0	:HARDWARE HANDLES C IN	/00480/	000010000 1111000 0001101 0011 000 1 01 01010110
17	SBC:	SDR AC.KA1.SSBC1.SSBC2.JPX 0	:HARDWARE HANDLES C IN	/00482/	000010001 1111000 0101101 0011 000 0 10 10011110
24	BIC:	CIA T	:S=NOT S	/00484/	000011000 0000011 0011110 0011 000 1 11 01000011
56		ARM T.KA1.JMP RTWD	:T=(NOT S) AND D	/00485/	000111000 0111001 1001100 0011 000 0 11 01000011
25	BIS:	OPR T.KA1	:T=S OR D	/00487/	000011001 0000011 1101100 0011 000 0 11 01000011
57	RTWD:	ILR T.SBC51.SBC52.JPX 0	:AC=T	/00488/	000111001 1111000 0001100 0011 000 1 01 00101110
30	ADD:	ILR T.KA1.SADD1.SADD2.JPX 0	:D=D+S	/00490/	000011110 1111000 0001100 0011 000 0 00 01101110
31	SUB:	SDR R0.1.KA1	:R0=AC-D	/00492/	000011111 0010111 0101000 1111 000 0 11 01000011
383		ILR T	:AC=T-S	/00493/	101111111 0011000 0001100 0011 000 1 11 01000011
399		CIA AC	:S=NOT S	/00494/	110001111 0111110 0011111 0011 000 1 11 01000011
398		NOP SETS1.SETS2		/00495/	110001110 0101111 0001101 0011 000 1 10 00000010
15		ILR R0.1.KA1.SSUB1.SSUB2.JPX 0		/00496/	000001111 1111000 0001000 1111 000 0 00 10110110
29	XOR:	SDR T.1.KA1	:T=AC	/00498/	000011101 0000011 0101100 1111 000 0 11 01000011
61		ILR R0.RG1	:AC=R(N)	/00499/	000111101 0111110 0000000 0011 000 1 10 01000011
62		XNP T.KA1	:T=T XOR AC	/00500/	000111110 0000010 1111100 0011 000 0 11 01000011
46		ILR T	:AC=T	/00501/	000101110 0111101 0001100 0011 000 1 11 01000011
45		CIA AC.SXOR1.SXOR2.JPX 0	:SS AC=NOT AC	/00502/	000101101 1111000 0011111 0011 000 1 01 00101110
33	IJMP:	SDR R7.1.KA1.JZR FETCH	:R(7)=D ADDRESS	/00504/	000100001 0101011 0100111 1111 000 0 11 01000011
36	JSP:	SDR T.1.KA1	:T=D ADDRESS. T IS TMP	/00506/	000100100 0010111 0101100 1111 000 0 11 01000011
372		ILR R0.RG1	:AC=R(N)	/00507/	101110100 0110101 0000000 0011 000 1 10 01000011
373		LMI R6.KMZ.KL1.KM11	:R6=R6-2	/00508/	101110101 0111000 0010110 0011 000 0 00 00000101
376		LMI R6.EINS.STKOV	:MAR=R(6)	/00509/	101110000 0011000 0010110 0011 111 1 11 11000011
392		NOP	:WAIT FOR RED ZONE STACK :OVERFLOW MICRO INTERRUPT.	/00510/	110001000 0111100 0001101 0011 000 1 11 01000011
396		NOP GWDI		/00512/	110001100 0011001 0001101 0011 000 1 11 00011011
412		NOP PHDD	:NEED TO WAIT FOR BUS	/00513/	110011100 0011010 0001101 0011 000 1 11 01111011
428		LMI T	:MAR=NEXT PC	/00514/	110101100 0111110 0011100 0011 000 1 11 01000011
430		ILR R7.EGWDI	:AC=R7	/00515/	110101110 0111111 0000111 0011 000 1 11 10010011
431		SDR R0.1.KA1.RG1	:R(N)=R7	/00516/	110101111 0011011 0100000 1111 000 0 10 01000011
447		ILR T	:AC=T(TMP)	/00517/	110111111 0111110 0001100 0011 000 1 11 01000011
446		SDR R7.1.KA1.JMP FFET	:R7=TMP	/00518/	110111110 0100111 0100111 1111 000 0 11 01000011
34	CLP:	TZR AC.SCLR1.SCLR2.JPX 0	:42 D=0	/00520/	000100010 1111000 1011101 0011 000 1 01 01101110

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

19 REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER (18) AFOSR - TR - 77 - 0320	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) CMU-11 ENGINEERING DOCUMENTATION.	(9)	5. TYPE OF REPORT & PERIOD COVERED Interim rept.
7. AUTHOR(s) S. H. Fuller, T. M. McWilliams and W. H. / Sherwood	(15)	6. PERFORMING ORG. REPORT NUMBER F44620-73-C-0074
9. PERFORMING ORGANIZATION NAME AND ADDRESS Carnegie-Mellon University Computer Science Dept. Pittsburgh, PA 15213	(16) 2304 A2 (17) A2	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 61102F
11. CONTROLLING OFFICE NAME AND ADDRESS Defense Advanced Research Projects Agency 1400 Wilson Blvd. Arlington, VA 22209	(11)	12. REPORT DATE January 1977
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Air Force Office of Scientific Research (NM) Bolling AFB, DC 20332		13. NUMBER OF PAGES 47
		15. SECURITY CLASS. (of this report) UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. (12) 49p.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The CMU-11 is a microprogram- mable processor built with the Intel 3000 microcomputer set that emulates the PDP-11 architecture. In addition, it has been designed to provide full Unibus support. The enclosed documentation gives the details of the CMU-11 design. This documentation has been generated in conjunction with the Stanford Drawing System, the SAGE simulator, and the Intel 3000 microassembler. Those hoping to do any further development of the CMU-11 design are encouraged to also use these design aids and all of the CMU-11 design information shown here (and other in- formation such as ROM contents and wirelists) are available on magnetic tape. See the following report for an introductory discussion and evaluation of the (continued)		

DD FORM 1 JAN 73 1473

EDITION OF 1 NOV 65 IS OBSOLETE
S/N 0102-014-6601

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20. ABSTRACT (continued)

CMU-11:

McWilliams, T. M., S. H. Fuller, and W. H. Sherwood, "Using LSI Provessor Bit-Slice to Build a PDP-11: A Case Study in Microcomputer Design," Technical Report, Department of Computer Science, Carnegie-Mellon University, Pittsburgh, PA, 15213.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)